ICONE 17-75922 Online Diagnostics of Reactivity Meter for Indian Nuclear Power Plants by Mohit Hada et al.
 1
Proceedings of the 17th International Conference on Nuclear Engineering 
ICONE17 




Online Diagnostics of Reactivity Meter for Indian Nuclear Power 
Plants. 
 
Mohit Hada, M. Y. Dixit, P.V. Bhatnagar, Debashis Das and P.K. Mukhopadhyay 






An online reactivity meter is developed for use in the 
Indian Nuclear Power Plants (INPP). The reactivity 
meter is required to generate reactor trip whenever the 
calculated reactivity exceeds the predefined limits. 
The computation of reactivity is based on inverse 
point kinetic model of the reactor with six groups of 
delayed neutrons. The recursive equations 
representing the change in reactivity in response to 
change in neutron flux have been formulated and 
solved online for determining the reactivity at any 
instant using Gate Array. The online diagnostics 
features have been integrated with the reactivity 
computation to verify its correctness and healthiness 
of the meter. The online diagnostic scheme 
encompasses checking of all the major hardware 
components, viz. EPROM, ADC, DAC and their 
interfaces with the Gate Array. It also monitors the 
robustness of Gate Array and the correctness of the 
computational cycle algorithms implemented in Gate 
Array by incorporating suitable checks for stuck bits, 
improper timings, faulty logic, range crossing, etc., 
including floating point exceptions. Upon detecting 
fault(s), limited consecutive attempts towards 
validation of fault are performed. On confirmation of 
fault the reactivity computation is halted and output 




An on-line reactivity meter is developed for use 
in the Indian Nuclear Power Plants (INPP) in the 
power range of operation. In INPP, reactivity 
measurement is used to monitor the amount of 
actual reactivity change within a typical range of 
+/- 20 pcm. In power range of operation 
reactivity measurement is important for safe 
operation of reactor because of delay in 
measurement of reactor period due to 
temperature feedbacks. Triplicated reactivity 
meter, being a Safety Class 1A system generates 
reactor trip signal based on two out of three 
voting logic whenever the computed reactivity 
exceeds the predefined limit. The computation of 
reactivity is based on inverse point kinetic model 
of the reactor with six groups of delayed 
neutrons. The recursive equations representing 
the change in reactivity in response to change in 
neutron flux have been formulated and solved 
on-line for determining the reactivity at any 
instant using Gate Array. Online hardware and 
software diagnostics detect the buried failure 
within all the major hardware components 
including Gate Array associated with reactivity 
measurement and ensures correct execution of 
reactivity computation in the Gate Array. The 
computed reactivity at any time is accurate 
within ±0.5 pcm of the actual reactivity present 
within the reactor. Beginning with a brief 
introduction on reactivity computation scheme, 
the paper discusses the online diagnostic features 
incorporated in the reactivity measurement, its 
fault coverage and methods to detect faults.   
 
2. Theoretical Aspects 
The six group point kinetic equations that give 
the time-dependent behavior of a reactor for 
small reactivity changes at around criticality is 
described by the following set of equations1: 
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ieff ββ :  
βi      : Delayed Neutron fraction of ith group.      
λi     : Precursor decay constant of ith group. 
*l    : Neutron lifetime.  
ρ(t)  :  Reactivity. 
n (t) : Neutron density.                                                
Ci(t) :  Precursor concentration of ith group. 
 
The Inverse Point Kinetic model of the reactor is 
solved to give reactivity in PCM (percent milli k) 
by the following equation:  
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ρ(tm), miT , )( mtn  are calculated Reactivity, 
Internal state variables and the Neutron density 
respectively calculated in the mth  reactivity 
computation cycle. 
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 k : Positive integer. 
∆t : Reactivity computation cycle length. 
 
3. Hardware Scheme 
 
The hardware scheme used to compute reactivity 
is shown in Figure 1. Gate Array reads the 16 bit 
digitized linear neutron flux signal, conditions 
the input signal and computes reactivity using 
pre-fetched parameters from external EPROM. 
The computed reactivity is displayed on a local 
Liquid Crystal Display (LCD) panel and given as 
analog output signal using 16 bit Digital to 
Analog Converter (DAC). LCD and front panel 
indications are used to state the health of the 
reactivity meter and display diagnostic messages.   
 
4. Gate Array Process Description 
 
Various process blocks involved in reactivity 
computation in Gate Array are shown in Figure 
2. EPROM interface block reads the parameters 
αi, γi, βi, λi, βi/ βeff and βeff from EPROM into 
Gate Array which are also displayed on LCD by 
LCD interface block. 16 bit digitized linear 
neutron flux signal is read into Gate Array by 
Data Acquisition block and is processed by 
Reactivity computation block to update  Tim and 
compute ρ. Analog output block maps the 
computed reactivity onto 16 bit Digital to Analog 
converter to give analog reactivity output.  
 
Each reactivity computation cycle consists of 
sequential interconnections of individual or a set 
of concurrent process blocks described above. 
Every block consists of flags signifying the 
initiation and successful completion of the 
functionality of the block. The completion flag 
enables the execution of next block until all the 
process blocks are executed. Time Tick Block 
concurrently generates a trigger pulse with a 
period of 150ms to start a new reactivity 
computation cycle. Actual reactivity computation 
in a computation cycle is completed in 330us 
after the input data is acquired. 
 
5. Diagnostic Features 
 
Reactivity signal is an important safety 
parameter that should generate genuine reactor 
trip signal in case of limits violations. Its 
measurement demands surveillance to establish 
its correctness so as to prevent spurious reactor 
trips.  Intensive, online diagnostics in the 
reactivity meter encompasses the checking of all 
the major hardware involved and their interfaces 
with the Gate Array. It also monitors the 
robustness of the Gate Array and the 
computational cycle algorithm implemented. 
Any on-board hardware failures, Gate Array 
interface failure or internal Gate Array failure 
(hardware / software), leads to the termination of 
the reactivity computation and stoppage of long 
cycle watchdog timer. Diagnostic features are 
simple yet effective that utilizes optimum logic 
resources in Gate Array.  
 
On-board hardware diagnostics include a 
diagnostic DAC, hardwired short cycle and long 
cycle watchdog timers etc. as shown in Figure 1. 
Copyright © 2009 by ASME

































Various Gate Array interfaces and the accuracy 
of the algorithm execution within Gate Array are 
monitored by implementing soft diagnostic 
blocks which are shown in Figure 2. All the soft 
diagnostic blocks ensure the data integrity 
between the Gate Array and on-board hardware 
and also the exactness of the processes 
implemented inside. Inclusion of diagnostic 
features inside each block and the additional 
diagnostic blocks included in reactivity 
computation cycle are shown in the dotted 
blocks in Figure 2. Time Tick block checks for 
the successful completion of all the process 
blocks before generating the trigger pulse that 
resets external watchdog timers.  Any error 
detected by the soft diagnostic block or hardware 
diagnostics during execution of a process block 
suspends the functionality of that block. The 
process completion flag of that block is not 
generated and reactivity computation halts 
automatically. Time Tick block thus gets disabled 
and the long cycle watchdog timer expires. This 
latched watchdog output is then used to issue 
contacts, indications and a fail safe reactivity 
output from the system. Any spurious re-
triggering of watchdog timers from the Time 
Tick block due to internal hardware failure is 
also detected. Appropriate failsafe action is taken 
by the system due to the failure of diagnostic 
DAC, long cycle and short cycle watchdog 
timers. 
 
6. On-board Hardware health, Gate 
Array Interface health Diagnostics. 
 
On-board resources and their Gate Array 
interface health is monitored by various interface 
blocks. EPROM interface block ensures correct 
reading of the parameters from EPROM into 
Gate Array by making use of checksum. In case 
of an error, execution of EPROM interface block 
along with the verification described is repeated 
a few times before halting the process. Data 
acquisition block validates the digitized data read 
from the ADC by using rationality check. It 
aborts the data acquisition and halts itself in case 
identical data is read consecutively for a fixed 
number of times. Analog output block validates 
the data written into the main DAC by reading 
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Figure 1. Hardware Scheme of Reactivity Meter with Diagnostic features 
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LCD Interface Block 
Reads parameters From MEMORY 
Block and display on LCD. 
Data Acquisition Block 
Interfaces with external ADC and 
determines n(tm) 
1) ADC rationality 
Check. 
2) ( n(tm) /= zero ) 
check 
3) FPAU exception 
check. 
PASS? 
Reactivity Computation Block 
Determines Tin+1, i = 1 . . . 6 and 







Analog Output Block 
Analog Reactivity data is outputted 
using DAC. 
DAC Read Back 
check and DAC 
health check. 
PASS? 
Flag Validation Block 
Checks for the status of all the previous flags. 
Pseudo Cycle Block 



















Retrigger Short Cycle and Long Cycle Watchdog 
Timer. Go to Data Acquisition Block 
Figure 2. Block Description of Reactivity Meter with Diagnostic Features. 
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between the output data and the read back data 
results in a halt in the Analog Output Block. 
 
Analog reactivity output being a safety critical 
parameter is confirmed using a diagnostic DAC 
in parallel operation which increases the 
availability of the system by reducing the MTTR 
(Mean Time To Repair) of the system. If the 
difference between the two analog outputs 
exceeds certain predefined limits, an error signal 
is given to the Gate Array to halt the 
computation cycle. Common mode failure is 
avoided by using separate data and control signal 
lines for both the DACs. 
 
Reactivity computation cycle time is ensured to 
be within acceptable limits. Hardwired short 
cycle and long cycle watchdog timers monitor 
the time period of the system clock to ensure the 
accuracy of reactivity output. Both the watchdog 
timers are triggered by the Time Tick block at 
the end of successfully executed reactivity 
computation cycle. A reduction in the clock time 
period is monitored by short cycle watchdog 
timer that has a time-out value less than the 
reactivity computation cycle length. If an error is 
detected, trigger pulse to the long cycle 
watchdog timer is disabled and computation is 
stopped. Any increase in the time period of the 
clock inherently leads to the failure of the long 
cycle watchdog timer. 
 
7. Gate Array Internal Hardware and 
Software Diagnostics 
 
Soft diagnostic routines are implemented in Data 
Acquisition block and Reactivity Computation 
block to detect any invalid data generation. In 
Data Acquisition block if the acquired n(tm) is 
equal to zero for few successive reactivity 
computation cycles, the block terminates itself. A 
zero n(tm) leads to a Divide by Zero exception 
during reactivity computation. Floating Point 
Arithmetic Unit (FPAU) also generates exception 
flags such as Not a Number, PInfinity, NInfinity, 
Underflow and Overflow if the input data to the 
FPAU or the final result from the FPAU does not 
lie in the range of the 32 bit precision floating 
point representation. Occurrence of the above 
flags during execution of Data Acquisition and 
Reactivity Computation blocks leads to their 
halt.  
 
Existence of internal hardware failure such as 
skip or partial execution of blocks, corrupt 
registers or RAMs, data path failure or stuck bits 
in the Gate Array can lead to erroneous results.  
Additional diagnostic blocks such as Flag 
Validation block and Pseudo Cycle block are 
included in the flow to monitor such flaws in the 
execution.  
 
Flag Validation Block checks the status of the 
input and output flags of every process block to 
ensure the correct and complete execution of 
each block in every computation cycle and 
enables Pseudo Cycle block. Pseudo Cycle 
Block executes predefined number of pseudo 
reactivity computation cycles with ADC 
equivalent input data corresponding to known 
reactivity value. The computed reactivity in 
every pseudo computation cycle is compared 
with the known reactivity. Pseudo cycle block 
makes use of same internal hardware blocks of 
the Gate Array that are used for computation of 
actual reactivity. Thus the state variables Ti of the 
actual reactivity computation cycle are stored in 
a temporary storage before the execution of 
pseudo cycles and are restored back after their 
successful execution. Successful completion of 
Pseudo Cycle block ensures the correctness of 
the algorithm implemented and healthiness of the 
involved registers, flags and data flow paths in 
the implementation. Any fault detected by the 
Flag Validation block or Pseudo Cycle block or 
any internal hardware failure within them results 
in halting of the reactivity computation.  
 
The success flag from the Pseudo Cycle block is 
monitored by the Time Tick block to generate 
trigger pulse for normal reactivity computation 
cycle. Halt of Pseudo Cycle block or any other 
previous block due to an error will eventually 
disable this flag from Pseudo Cycle block and 
will lead to a system halt. 
 
8. Diagnostic Coverage 
 
The focus of online diagnostics is to capture 
faults and report error to make the system more 
reliable. Faults are identified grossly to minimize 
the logic consumption for diagnostics and 
safeguard the main computation process against 
complex logical interlocks that increase the 
probability of failure of the safety system. A 
robust diagnostic scheme is designed that 
incorporates multiple check points for the 
anticipated errors. This includes repeated 
execution of check points during detection of 
faults and additional soft diagnostic routines to 
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verify internal hardware faults as described in 
previous sections.  
Diagnostic routines for checking the external 
interface, for example, in EPROM Interface 
block and Data acquisition block can infer 
several possibilities in view of a fault. The 
failure of parameter verification in EPROM 
Interface block infers possibilities such as 
corruption of data in the external EPROM, 
EPROM–Gate Array link failure, data corruption 
in the internal RAM blocks used for storage of 
parameters or fault in the checksum calculation 
routine inside the Gate Array. If the parameter 
verification fails to detect a genuine failure and 
computation proceeds with incorrect parameters, 
the fault will be eventually detected in Pseudo 
Cycle block. Similarly a fault detected by the 
ADC rationality check inside Data Acquisition 
block indicates a faulty ADC, ADC–Gate Array 
interconnection failure, error in internal registers 
holding ADC data or lastly a fault in ADC 
rationality check routine itself. Linear neutron 
flux signal is always available at the ADC input 
with no data routing elements in between. To 
take care of ADC inaccuracies, offline on-board 
test procedures are carried out periodically in the 
plant. Online diagnostics covers the data link 
between Gate Array and DAC while outputting 
the new reactivity data and monitors the DAC 
health at all times to ensure correct reactivity 
output. It also monitors the variation of system 
clock frequency to ensure the accuracy of the 
reactivity output.   
 
Any invalid data generation within Gate Array 
during data acquisition and reactivity 
computation could be due to a number of 
reasons. For example, detection of the acquired 
neutron flux n(tm) equal to zero or occurrence of 
any floating point exception in Data Acquisition 
block can be due to faults in FPAU, Integer to 
Floating point converter, state machine control 
for addition or lastly data routing elements, 
memory elements involved in the transfer of data 
internally or at the periphery of the logic blocks 
interconnected to realize the intended 
functionality. Likewise if any floating point 
exception occurs during reactivity computation, 
then the error can be due to faults in FPAU, state 
machine controls for Ti or ρ computation, 
memory blocks involved to store the parameters 
and updated values of Ti. It can also mean an 
error in the multiplexers, encoders, decoders, 
relational operators used in the data path or fault 
in register elements used for temporary storage.  
 
Diagnostics used in the EPROM Interface block,  
Data Acquisition block, Reactivity Computation 
block or Analog Output block are used to find 
major faults in the Gate Array or its external 
connectivity. There still lies a probability of 
stuck bit faults, corruption of memory elements 
at bit or byte level or control failure within or 
between the blocks in the Gate Array which may 
not build with time to prompt the exception 
conditions in the above mentioned blocks. 
Presence of such errors can lead to divergence of 
the output result causing spurious alarm and trip 
signals from the system. On the other side, they 
can even delay the response time of reactivity 
meter in case of a genuine reactor trip or alarm.  
Flag Validation block and Pseudo Cycle block 
are used to detect such errors. A skip in data 
acquisition or Ti calculation can have serious 
implications on reactivity output as a safety 
signal. Such cases are detected due to the 
presence of Flag validation block.  Pseudo Cycle 
block, using digital equivalent data of analog 
input for known reactivity confirms the accuracy 
of reactivity output up to the LSB of the 32 bit 
registers used in floating point operations. It 
thereby confirms the correctness of the data path, 
memory and control elements involved in the 
process to a large extent. 
 
Additional test patterns are being envisaged for 
the Pseudo Cycle block to make the internal 
hardware test more robust. The patterns will be 
chosen in a way to attempt toggling of all the 
important register bits and traversal of all the 
data paths involved in the implementation. 
Comparison of run time execution time of each 
block against its pre-determined time limit is 
also being implemented to corroborate the 




A test-bench in VHDL (Very high speed 
integrated circuit Hardware Description 
Language) is generated to test the diagnostics 
features by simulating the fault conditions like 
faulty data, stuck bits of on-board hardware or 
interface. The EPROM interface was tested by 
simulating faulty parameter data and faulty 
checksum. ADC interface has been tested by 
simulating stuck bits and non availability of the 
end of conversion signal from ADC. All floating 
point exceptions i.e. not a number, underflow, 
overflow, pinfinity, ninfinity and divide by zero 
condition have been tested. Pseudo-cycle 
performance has been checked by simulating 
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faulty flux data as well as faulty reactivity. The 
status of interlocking signals from respective 
process blocks, which halts further execution and 
prevent trigger signal to long cycle watchdog 





Intensive online diagnostics implemented in the 
reactivity meter ensure early detection of faults 
in tri-modular reactivity monitoring safety 
system and thereby improve the availability and 
maintainability of the system. Exhaustive on-
board hardware, hardware- Gate Array interface, 
Gate Array internal hardware and software 
diagnostic features greatly reduces the 
probability of occurrence of spurious reactor 
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